1 Candidate Interview Review Back to all Interviews

Sort: Popular Date Difficulty

    Hardware Verification Engineer Interview

    Anonymous Employee in Fullerton, CA
    No Offer
    Positive Experience
    Easy Interview


    The process took 1 day. I interviewed at CSU Fullerton (Fullerton, CA) in March 2012.


    The interview was long but there were very basic questions regarding skills.

    Interview Questions

    • what is VHDL, Verilog?   1 Answer
    • what is system verilog? What is use of System Verilog? Do you know C, C++? Do you know Unix?   1 Answer
Don't Miss Out On a Job You Love
Upload a resume to easily apply to jobs from anywhere. It's simple to set up.

The difficulty rating is the average interview difficulty rating across all interview candidates.

The interview experience is the percentage of all interview candidates that said their interview experience was positive, neutral, or negative.

Your response will be removed from the review – this cannot be undone.