CSU Fullerton


1 Candidate Interview Review Back to all interviews

Sort: Popular Date Difficulty

    Hardware Verification Engineer Interview

    Anonymous Interview Candidate in Fullerton, CA
    Anonymous Interview Candidate in Fullerton, CA
    Application Details

    The process took a dayinterviewed at CSU Fullerton in March 2012.

    Interview Details

    The interview was long but there were very basic questions regarding skills.

    Interview Questions
    • what is VHDL, Verilog?   View Answer
    • what is system verilog? What is use of System Verilog? Do you know C, C++? Do you know Unix?   View Answer
    No Offer
    Positive Experience
    Easy Interview

Work at CSU Fullerton? Share Your Experiences

CSU Fullerton

Click to Rate

The difficulty rating is the average interview difficulty rating across all interview candidates.

The interview experience is the percentage of all interview candidates that said their interview experience was positive, neutral, or negative.

Your response will be removed from the review – this cannot be undone.