Work in HR? Unlock Free Profile

Qualcomm RFIC Design Interview Questions & Reviews

All Interviews Received Offers

Getting an Interview  


Interview Experience  


Interview Difficulty  

Average Difficulty
4 candidate interviews Back to all interview questions
Relevance Date Difficulty
1 person found this helpful

No Offer

Neutral Experience

RFIC Design Engineer Interview

RFIC Design Engineer

I applied online and interviewed at Qualcomm.

Interview Details – Reached me via email after applied on website. Took one week to make the phone interview arrangement. I was interviewed by a lady, she asked me several questions about the projects I did in internship and in lab. I was expecting some basic questions so that I didn't prepare too much about the projects, however she was asking a lot of details and none of them is related to any basic knowledge points or concepts. I answered most of the questions but got stuck on a few as well. The interview lasted for 1 hr. I thought I could get an on site but it turned out not. Official inform arrived through email after one week of the interview.

Interview Question – Some questions about the architecture of receiver system, like why nowadays passive mixer is preferred than active one.   Answer Question

4 people found this helpful

No Offer

Neutral Experience

Difficult Interview

RFIC Design Engineer Interview

RFIC Design Engineer
San Diego, CA

I applied online and the process took 2 days - interviewed at Qualcomm in November 2012.

Interview Details – Phone interview with one senior engineer and the hiring manager:

Senior engineer asked me the following questions:

1. How does the drain current of NMOS transistor vary with temperature change?

2. How does the gain of CS-Amplifer change with the temperature variation?

3. Basic design procedure of power amplifer?

4. Phase noise definition.

5. What cause phase noise of oscillator and PLL?

Hiring manager:

1. Cutoff frequency definition, how to calculate it of CMOS transistor, how to increase and decrease it?

2. Relationship between transconductance and width of transistor/

3. Input impedance value of CS-Amplifer with source degenerated resistor, inductor or capacitor?

4. Operational Transconductance Amplifer: How does the gain change with drain current change?

Some questions on my resume.

Interview Question – PVT of CMOS transistor?   Answer Question

No Offer

Positive Experience

Average Interview

RFIC Design Interview

RFIC Design
San Diego, CA

I applied online and the process took 4+ weeks - interviewed at Qualcomm in April 2011.

Interview Details – Interview was processed based on my resume. 1 hour of presentation in the morning. 45 min. meeting with HR person. 45 min technical meeting with 6 team members. Even lunch meeting was undergone with technical questions. I couldn't get time to eat my salad box for answering questions.

Interview Questions

No Offer

Positive Experience

Average Interview

RFIC Designer Interview

RFIC Designer

I applied online and the process took 2 weeks - interviewed at Qualcomm in January 2010.

Interview Details – I had interviews over the phone before I started my internship. 3 people interviewed me and mostly they asked me about circuit desing concepts, but the questions were mostly about the basics. Each one took about 45 min to 1 hour. The people who interviewed me were mostly from TX and EM groups.

People should expect questions from LNA design summary, signal generation circuits/oscillators, oscillator phase nosie, mixers, maybe some PLL, and similar stuff related to RX systems. Also, some RX system level signal/noise questions can be asked.

Interview Question – Mixer Noise Analysis   Answer Question

Worked for Qualcomm? Contribute to the Community!

The difficulty rating is the average interview difficulty rating across all interview candidates.

The interview experience is the percentage of all interview candidates that said their interview experience was positive, neutral, or negative.

Your response will be removed from the review – this cannot be undone.