AMD Interview Questions & Reviews

Updated Aug 22, 2014
Updated Aug 22, 2014
258 interviews

Interview Experience

Interview Experience

66%
26%
6%

Getting an Interview

Getting an Interview

43%
20%
13%

Interview Difficulty

3
Average

Interview Difficulty

Hard

Average

Easy

Candidate Interview Reviews

Sort: Popular Date Difficulty
  1.  

    Engineer Co-Op Interview

    Anonymous Interview Candidate
    Anonymous Interview Candidate
    Application Details

    I interviewed through a recruiter. The process took 3 weeks - interviewed at AMD.

    Interview Details

    Met recruiter (my future manager) at a career fair, spoke to him for a bit and gave him my resume. Got a call a few weeks later from someone on his team for a quick phone interview, which lasted about 15 minutes. Received an offer about a week later.

    Interview Questions
    • Asked me to talk about my work in student organizations I had listed on my resume, as well as my time management techniques.   View Answer
    Negotiation Details
    Pay is based off of your standing in school and is non-negotiable.
    Accepted Offer
    Positive Experience
    Easy Interview
  2.  

    Hardware Engineer Interview

    Anonymous Employee
    Anonymous Employee
    Application Details

    I interviewed online. The process took 1 week - interviewed at AMD in September 2013.

    Interview Details

    Phone interview

    Interview Questions
    • The differences between Verilog simulator and C++ simulator   Answer Question
    No Offer
    Average Interview
  3.  

    Entry Level Hardware Engineer Interview

    Anonymous Employee  in  Austin, TX
    Anonymous Employee in Austin, TX
    Application Details

    I interviewed online. The process took 6 days - interviewed at AMD in August 2013.

    Interview Details

    I applied the job via company website and got the chance to be phone interviewed the same day I applied...... I was in a vacation at that time!!!! Anyway, we set up a time and did an hour interview four days later.... The questions covers all the stuffs from hardware to software. They are not difficult individually, however, it requires you know every aspect of the computer. My answers to those questions are ..... not bad, according to the recruiter. But I do fail some of them. Finally, I cannot get the chance to do a onsite interview. I lose a good opportunity!!!!

    Interview Questions
    • The process of changing page when there is a page fault. Very detail!   Answer Question
    No Offer
    Positive Experience
    Average Interview
  4. We want your feedback – Is this interview information helpful to you?  Yes | No
  5.  

    Physical Design Engineer Interview

    Anonymous Employee
    Anonymous Employee
    Interview Details

    Phone interview: First described what this team does and what this position for. Then asked some questions on my resume, about my educations and experience. He let me choose one of favorite project and describe to him. Then asked a question, which can be considered as several sub questions.

    Interview Questions
    • While synthesizing memory(SRAM), how to estimate the area, delay and power? What can you do to solve time violation.   Answer Question
    No Offer
    Average Interview
  6.  

    Processor Design Engineer Interview

    Anonymous Employee  in  Austin, TX
    Anonymous Employee in Austin, TX
    Application Details

    I interviewed online. The process took 4+ weeks - interviewed at AMD in September 2013.

    Interview Details

    I got email for phone interview.
    In the interview they told me about the project and then there were some technical questions.
    Questions were basic and were expected.
    1. Difference between cache consistency and cache coherency
    2. What is setup and hold time
    3. What is Virtual functions
    4. What is generic programming
    5. What is difference between virtual functions and generic programming
    6. Questions about how simulators work
    7. A question which was on calculating FIFO buffer length

    Reasons for Declining

    I got better offer from other company

    Declined Offer
    Positive Experience
    Average Interview
  7.  

    Senior Engineer Interview

    Anonymous Interview Candidate  in  Austin, TX
    Anonymous Interview Candidate in Austin, TX
    Application Details

    I interviewed through a staffing agency. The process took 2 months - interviewed at AMD in April 2011.

    Interview Details

    Hired through contracting company Volt. Spoke to Hiring Manager at AMD and received a call 1 week later that I had gotten the Job.

    Interview Questions
    • No question was difficult or unexpected. I did a lot of studying about this company before the interview.   Answer Question
    Negotiation Details
    I was able to negotiate Per Diem since I lived in another city. This is critical when having to relocate for a new job.
    Accepted Offer
    Positive Experience
    Average Interview
  8. 8 people found this helpful  

    Graduate Design Engineer/Physical Design Interview

    Anonymous Employee  in  Austin, TX
    Anonymous Employee in Austin, TX
    Application Details

    I interviewed through an employee referral. The process took 2+ weeks - interviewed at AMD in May 2013.

    Interview Details

    I got the call for telephonic interview through referral. Phone interview was around 45 - 60 min. After the getting through the phone screen, was invited for onsite.

    The onsite was from 9am - 4pm, with 6 1:1 45min sessions and lunch with the manager.

    Interview Questions
    • Phone Screen:
      >Difference b/w latch and flip flop
      >Clock domain crossing; synchronizers, how they are placed wrt floor planning
      >Explain what is IR drop and EM and ways to reduce it
      >Inverter sizing; wrt mobility, drive strengths, matching charge/ discharge delays, rise/ fall times
      >Verilog blocking and non-blocking statements and what do they realise in hw
      >Dynamic power dissipation and ways to reduce it
      >Static power dissipation and ways to reduce it; RBB/ FBB, multiple Vt devices
      >A buffer ckt, wherein the o/p of inv1, voltage is equal to the switching threshold of inv2, now what is the o/p of the buffer; static power dissipation, dc path question
      >Realise AND/OR/NAND logic using 2:1 mux
      >What is setup/ hold time violations; meta-stability issues
      >How to overcome setup/ hold time violations
      > crosstalk and how will you reduce it

      Onsite:
      Round #1:
      >Nmos pull up, Pmos pull down structure with rising step input. Was asked to draw the output pattern and explain the functioning of the circuit and also to predict what it's used as.
      >asked to draw transistor level diag of 2 i/p nand gate and explain how i size it
      >was given a logical path and i had to size the devices using logical effort
      >asked to draw a transistor level diag of flip flop and point out the setup and hold nodes
      >2 i/p dynamic nand gate -> cascade of 2 stages connected directly w/o a domino inv; asked to draw the wave patter at final out
      >contd: now with domino inv; asked how big it should be
      >contd: level restorer; concepts of full keeper, whether it can be used in the given case
      >concepts of clock feed through, charge sharing, back gate coupling

      Round #2:
      >questions from my resume regarding the projects that i have worked on and also some of asic tools related to PD
      >how do you compare two values; what logic you will use
      >timing optimization wrt given logic structure; had to re-arrange the logic blocks and also make use of alternate gates to implement the logic and meet the timing considerations
      >explain crosstalk; what is aggressor and victim, how will you reduce it
      >some questions on clock tree synthesis; was given a scenario with inv's of specific drive strengths and asked to place them accordingly on the given grid
      >given a <63:0> 2 i/p and gate, where will you position the gate in a rectangle block taking into consideration crosstalk; floor planning wrt crosstalk issues
      >asked about async fifo (from resume); corner cases and working

      ROund #3:
      >asked to implement a boolean logic using k-map minimization
      >pseudo code explaining blocking and non-blocking usage, taking example of flip flop
      >cache - write back, write through caches, cache replacement policies, messi protocol, cache organization - direct mapped, set associative
      >specific questions from my resume

      Round #4:
      >setup/ hold time violations
      >given scenario: if receiving flop is delayed wrt launching flop, what timing parameter is violated and how to rectify it
      >contd: if launching flop is delayed wrt receiving flop, again what is affected and how to overcome the issue
      >wrt my resume (PLL design), few questions regarding charge pump design

      Round #5:
      >signal integrity issues - cross talk, IR drop, EM with specific scenarios and ways to reduce
      >2 i/p nor gate with sizing and its layout; multi fingering
      >ways to reduce interconnect delay
        Answer Question
    No Offer
    Positive Experience
    Difficult Interview
  9.  

    Senior Manager Interview

    Anonymous Interview Candidate
    Anonymous Interview Candidate
    Application Details

    I interviewed through other source. The process took 5 days - interviewed at AMD.

    Interview Details

    very technical interview

    Interview Questions
    • Be ready to handle questions from college text books on engineering   Answer Question
    Negotiation Details
    the offer at the time was very good. I did not negotiate
    Accepted Offer
    Difficult Interview
  10.  

    SOC Atchietec Interview

    Anonymous Employee
    Anonymous Employee
    Application Details

    I interviewed online - interviewed at AMD in August 2013.

    Interview Details

    phone interview, asked about C++ programming and concept of computer architecture.
    1. write c code to check prime number
    2. write c code to detect different elements in two array
    3. verilog blocking and non-blocking
    4. different b/w c and verilog
    5. different b/w template and virtual funciton
    6. what is cache, cache coherence
    7. different b/w stack and heap
    8. what is interrupt

    Interview Questions
    No Offer
    Average Interview
  11.  

    Design Engineer II Interview

    Anonymous Interview Candidate  in  Austin, TX
    Anonymous Interview Candidate in Austin, TX
    Application Details

    I interviewed online. The process took 1+ week - interviewed at AMD in June 2013.

    Interview Details

    Very good. Manager is very nice

    Interview Questions
    Accepted Offer
    Average Interview

See What AMD Employees Are Saying

 Former Co-Op Engineer in Austin, TX

Pros: “Good people - very good environment, probably one of the best company for electrical people.” Full Review

Worked for AMD? Contribute to the Community!

The difficulty rating is the average interview difficulty rating across all interview candidates.

The interview experience is the percentage of all interview candidates that said their interview experience was positive, neutral, or negative.

Your response will be removed from the review – this cannot be undone.