Einfochips

  www.einfochips.com
Work in HR? Unlock Free Profile

Einfochips Assistant ASIC Engineer Interview Question (student candidate)

I interviewed in Ahmedabad (India) and was asked:
"Differentiate between = and => sings in verilog."
Add Tags [?]
Answer

Part of a Assistant ASIC Engineer Interview Review - one of 16 Einfochips Interview Reviews

Answers & Comments

0
of 0
votes

As far as I remember,first is simultaneous assignment and the other is sequential. In reality, every flip flop is made of = inside, => sign is just to simulate sequential code to carry out verification.

- Interview Candidate on Nov 16, 2011
1
of 1
vote

= is blocking statemnt whereas <= is non blocking statemnt..
so basically dealing = solves serially nd <= solves paralley.

- zeal ghia on Aug 28, 2012

To comment on this question, Sign In with Facebook or Sign Up

Tags are like keywords that help categorize interview questions that have something in common.