Texas Instruments

  www.ti.com
Work in HR? Unlock Free Profile

Texas Instruments ASIC Physical Design Engineer Interview Question

I interviewed in Dallas, TX and was asked:
"Told to design a layout through a very slow laptop, be prepared. asked about parasitics in layout design, and effect of high voltage on MOS and what should you do."
Add Tags [?]
Answer

Part of a ASIC Physical Design Engineer Interview Review - one of 388 Texas Instruments Interview Reviews

To comment on this question, Sign In with Facebook or Sign Up

Tags are like keywords that help categorize interview questions that have something in common.