Texas Instruments Interview Question
Web:
www.ti.com
|
HQ:
Dallas, TX
Overview |
| |
Salaries |
| |
Reviews |
| |
Interviews |
| |
Photos |
| |
Jobs |
| |
|
90 Interview Reviews |
Back to all Texas Instruments Interview Questions & Reviews
Interview questions and reviews posted anonymously by interview candidates
Interview Question for ASIC Physical Design Engineer at Texas Instruments:
Jan 30, 2012
Told to design a layout through a very slow laptop, be prepared. asked about parasitics in layout design, and effect of high voltage on MOS and what should you do.
Add Tags
[?]
See more for this Texas Instruments ASIC Physical Design Engineer Interview
Helpful Question?
Yes |
No
Inappropriate?
Answers & Comments (0)
To comment on this
question,
Sign In with Facebook or
Sign Up
You might also be interested in: Interview Questions, ASIC Physical Design Engineer Interview Questions, Texas Instruments Interview
