Interview Question

ASIC Physical Design Engineer Interview Dallas, TX

Told to design a layout through a very slow laptop, be

  prepared. asked about parasitics in layout design, and effect of high voltage on MOS and what should you do.
Answer

Add Answers or Comments

To comment on this review, Sign In with Facebook or Sign Up