Intel Corporation

  www.intel.com
  www.intel.com

Interview Question

Design Automation Engineer, Intern Interview Folsom, CA

What is a fomal verification system

Answer

Interview Answer

1 Answer

0

after the simulation when the schematic is made in the synthesis it is taken in parts and the logic verification is done thoroughly. it is different from gate level testing.

Interview Candidate on Jun 4, 2009

Add Answers or Comments

To comment on this, Sign In or Sign Up.