Interview Question

Interview Chandler, AZ

Write the Verilog code for a D-Flip Flop.

Answer

Interview Answer

1 Answer

0

wire d, clk; reg q; always @(posedge clk) q <= d;

Anonymous on Jul 19, 2015

Add Answers or Comments

To comment on this, Sign In or Sign Up.