Xilinx Verification Engineer Interview Questions

3 Interview Reviews

Interview Experience

Interview Experience

50%
0%
50%

Getting an Interview

Getting an Interview

50%
50%

Interview Difficulty

2.0
Average

Interview Difficulty

Hard

Average

Easy

3 Candidate Interview Reviews Back to all Interviews

Sort: Popular Date Difficulty

Helpful (2)  

Verification Engineer Interview

Anonymous Employee in San Jose, CA
No Offer
Negative Experience
Easy Interview

Application

I applied through other source. The process took 1 dayinterviewed at Xilinx (San Jose, CA) in October 2011.

Interview

Interviewed with PCIe team. Female engineer from Colorado asked me a reasonable nested loop question then proceeded to interrupt me at least 8 times. After the 5th interruption I gave up solving the problem and did my best not to make a scene. She continued to interrupt me then asked very condescending questions in a very sarcastic tone. I have never met, seen, or heard of a more disrespectful interviewer during my time as a professional engineer. I later met an engineer from Xilinx (Malaysia) who worked with this woman and confirmed my assessment of her. In my opinion there was an additional engineer who was insulting. He asked me very simple questions then finished with a trick question that I didn't realize until the interview was over. I'm certain that I have designed more async interfaces than the entire team combined but I'm sure he told everyone that I missed the trick async question since he insisted on taking a picture of my solution. They were typical arrogant engineers. I couldn't be more please to not be working for this team. Lastly, the position was for a SystemVerilog OVM verification engineer working on PCIe gen 3. NOT one single question on systemverilog, OVM, or PCIe. Not one.

Interview Questions

  • how do you help someone who put a battery in a device backwards....yes, this was a real question   Answer Question
  • do a sub string seach of a string using nested loops   Answer Question

Other Interview Reviews for Xilinx

  1.  

    Verification Engineer Interview

    Anonymous Interview Candidate
    Accepted Offer
    Positive Experience

    Application

    I applied online. The process took 2+ weeksinterviewed at Xilinx.

    Interview

    It is very exhausting. 9 interviews . but the interviews were fair.

    Interview Questions

    Negotiation

    not much to negotiate

  2.  

    Verification Engineer Interview

    Anonymous Interview Candidate
    Accepted Offer

    Interview

    Many script related questions (such as perl, unix, etc). Need some basic understanding of fpga/logic design

    Interview Questions

Work at Xilinx? Share Your Experiences

Xilinx

 
Click to Rate
or

The difficulty rating is the average interview difficulty rating across all interview candidates.

The interview experience is the percentage of all interview candidates that said their interview experience was positive, neutral, or negative.

Your response will be removed from the review – this cannot be undone.