Graduate Design Engineer Interview Questions

Sort: Popular Date
Sort: Popular Date

Did you mean companies matching "Graduate Design Engineer"? See Companies

“Limitation of number of pins on the input of a gate, even if it is FinFET where stacking effect is absent.”

“Limitation of number of pins on the input of a gate, even if it is FinFET where stacking effect is absent.”

“Some questions on clock tree where you have to come up with a possible design solution in order to keep the clock latency low.”

We want your feedback – Is this interview information helpful to you?  Yes | No

“High performance and low power architecture”

“Phone Screen:
>Difference b/w latch and flip flop
>Clock domain crossing; synchronizers, how they are placed wrt floor planning
>Explain what is IR drop and EM and ways to reduce it…”

15 of 5 Interview Questions