Senior ASIC Design Engineer Interview Questions

Sort: Popular Date
Sort: Popular Date

Did you mean companies matching "Senior ASIC Design Engineer"? See Companies

“which is hard to fix -- setup violation or hold violation? And why?”

“If I plan to stay for more than 5 years in the company”

“FIFO questions; how do you calculate enough FIFO size when the input rate is N, and the output rate is M.”

“(Unexpected) What the types of caches?”

“Nothing really, some pros/cons of different physical verification tools, how to filter through 100k+ errors, how to solve chip level LVS issues. Should be easy for experience engineers to answer.”

“The interview was straight forward and aveage”

“design async-fifo and sync-fifo in circuit level”

18 of 8 Interview Questions