Senior Verification Engineer Interview Questions

(Posted anonymously by job candidates)

9 Companies: 13 of 9

NVIDIA Interviews

6 Senior Verification Engineer Interview Questions and Reviews

See the latest NVIDIA Jobs

AMD Interviews

2 Senior Verification Engineer Interview Questions and Reviews

See the latest AMD Jobs

NetLogic Microsystems Interviews

1 Senior Verification Engineer Interview Question and Review

See the latest NetLogic Microsystems Jobs

16 Interview Questions: 110 of 16 Sort by  

Jun 20, 2014

Interview Question for Senior ASIC Design Verification Engineer at AMD:

“(Unexpected) What the types of caches?”


Apr 24, 2014

Interview Question for Anonymous at NVIDIA:

“There were no difficult questions.”


Apr 8, 2014

Interview Question for Anonymous at Oracle:

“Given an async fifo, tell the testplan --> complicated fifo with lot of requirements..(writes are done by 3 masters. there is an arbiter).”


Apr 8, 2014

Interview Question for Anonymous at Cadence Design Systems:

“nothing specific”


Mar 29, 2014

Interview Question for Anonymous at STMicroelectronics:

“random, depends on team”


May 29, 2013

Interview Question for Anonymous at NVIDIA:

“The hour-long interview was mostly about the current projects.”


Jan 30, 2013

Interview Question for Anonymous at PLX Technology:

“There was no really difficult question. If I remember clearly, maybe questions on RTL coding style, like
always @(posedge clk, reset_active) begin
if(reset_active)
   do somthing
else
   do…”


Oct 2, 2012

Interview Question for Senior Staff Verification Engineer at Broadcom:

“FIFO sizes and uses. Design question on clock-domain-crossing and clock synchronizers”


Sep 13, 2012

Interview Question for Anonymous at NVIDIA:

“Design an arbiter. This was detailed and went on for the whole 45+ mins.”


Dec 7, 2011

Interview Question for Senior Verification Engineer at AMD:

“Verification of the DUT”