Interview Question for Engineer at Juniper Networks:

setup & hold, why is it required, metastability, latch and flop implementation in verilog, clock skew related questions and simple pattern detection state machine