Verification Engineer Interview Questions

(Posted anonymously by job candidates)

50 Companies: 13 of 50

Qualcomm Interviews

21 Verification Engineer Interview Questions and Reviews

See the latest Qualcomm Jobs

Marvell Technology Interviews

16 Verification Engineer Interview Questions and Reviews

See the latest Marvell Technology Jobs

NVIDIA Interviews

10 Verification Engineer Interview Questions and Reviews

See the latest NVIDIA Jobs

149 Interview Questions: 110 of 149 Sort by  

Apr 8, 2014

Interview Question for Verification Engineer at Apple:

“is run phase top down/bottom up”

Apr 8, 2014

Interview Question for Processor Verification Engineer at Broadcom:

“questions were asked from design point of view”

Apr 8, 2014

Interview Question for Senior Verification Engineer at Oracle:

“Given an async fifo, tell the testplan --> complicated fifo with lot of requirements..(writes are done by 3 masters. there is an arbiter).”

Apr 8, 2014

Interview Question for Senior Verification Engineer at Cadence Design Systems:

“nothing specific”

Apr 8, 2014

Interview Question for Architectural Verification Engineer at Imagination:

“nothing specific. was looking for skills in asssembly and perl”

Apr 3, 2014

Interview Question for Design Verification Engineer at Apple:

“design an electrical circuit with switches, voltage source for a particular application- wasn't expecting one since my area of expertise is mostly digital”

Mar 29, 2014

Interview Question for Senior Verification Engineer at STMicroelectronics:

“random, depends on team”

Mar 25, 2014

Interview Question for ASIC Verification Engineer at Ericsson-Worldwide:

“Nothing unexpected asked all project related questions.Questions on FSMs,Aorundrobin algorithems.UVM,system verilog,Linkedlists.Register aliasing CPU i/f verification. It is exhaustive be preapre to…”

Mar 25, 2014

Interview Question for Staff Verification Engineer at Qualcomm:

“Questions regarding STA mode and Transactor based Simulation Acceleration:
How would you implement a transactor? Use SystemC or System Verilog and why? How will you communicate between the DUT and…”

Mar 4, 2014

Interview Question for Verification Engineer at Qualcomm:

“it was not that difficult.”

Glassdoor is your free inside look at Verification Engineer interview questions and reviews. All 149 interview questions posted anonymously by employees and interview candidates.