Senior ASIC Design Verification Engineer Salaries in San Jose, CA Area
Updated Dec 12, 2012 – Salaries posted anonymously by employees and employers
| 8 Salaries: 1–3 of 3 Job Titles | Sort by |
Salaries in USD  |
Avg. Salary | $95k
$105k
$115k |
Senior ASIC Design Verification Engineer – AMD 4 Salaries in San Jose |
$107,946 |
|
Senior ASIC Design Verification Engineer – Marvell Technology 2 Salaries in San Jose (3 in US) |
$98,922 |
|
Senior ASIC Design Verification Engineer – SmartPlay 2 Salaries in San Jose (5 in US) |
$101,310 |
|
| Salaries in USD |
$95k
$105k
$115k |
Key:
= Salary Range
= Anonymous Salary Range [?]
= Average Salary
Note: Salary may vary based on location, years of experience, and/or other factors.
If we only have one or two salaries posted for for a given job title, showing that salary information
may risk employee anonymity. So in that case we generate an anonymous
salary range by adding and subtracting a small percentage from the
posted salary. The small percentage difference offers additional
anonymity while still minimizing the difference between the range and the employee's actual
salary.
Embed
More Salaries:
