Senior ASIC Design Verification Engineer Salaries
Salaries posted anonymously by employees and employers
| 13 Salaries: 1–4 of 4 Job Titles | Sort by |
Salaries in USD  |
Avg. Salary | $80k
$95k
$110k |
Senior ASIC Design Verification Engineer – SmartPlay 5 Salaries |
$101,600 |
|
Senior ASIC Design Verification Engineer – AMD 4 Salaries |
$107,946 |
|
Senior ASIC Design Verification Engineer – Marvell Technology 3 Salaries |
$97,167 |
|
Senior ASIC Design Verification Engineer – Alereon 1 Salary |
n/a |
|
| Salaries in USD |
$80k
$95k
$110k |
Key:
= Salary Range
= Anonymous Salary Range [?]
= Average Salary
Note: Salary may vary based on location, years of experience, and/or other factors.
If we only have one or two salaries posted for for a given job title, showing that salary information
may risk employee anonymity. So in that case we generate an anonymous
salary range by adding and subtracting a small percentage from the
posted salary. The small percentage difference offers additional
anonymity while still minimizing the difference between the range and the employee's actual
salary.
Embed
More Salaries:
- Senior ASIC Design Verification Engineer salaries in Sunnyvale, CA
- Senior ASIC Design Verification Engineer salaries in Santa Clara, CA
- Senior ASIC Design Verification Engineer salaries in Austin, TX
- Senior ASIC Design Verification Engineer salaries in San Diego, CA
- Senior ASIC Design Verification Engineer salaries in San Jose, CA
