Texas Instruments Interview Question: Told to design a layout throu... | Glassdoor

Find your next job here

Interview Question

ASIC Physical Design Engineer Interview Dallas, TX

Told to design a layout through a very slow laptop, be

  prepared. asked about parasitics in layout design, and effect of high voltage on MOS and what should you do.

Add Answers or Comments

To comment on this, Sign In or Sign Up.