Analog engineer interview questions shared by candidates
Q2: A pnp transistor with its base connected to a voltage source, the V source is connected to a +10V source. The emitter of the transistor is connected to a resistance, and then to the same +10V source. The collector side is connected to a capacitor, which is not charged at t=0-. Given the graph of Vsource = 10 V stepping up at t = 0 to further, draw the graph of Vout. Vout is between the point of collector and capacitor.
ANS: Vout should be constantly -10V until t=0, and will hit V=0 V linearly from V=-10 V after t=0.
Hi, Can you explain why it linearly increases? Are you assuming that Collector is tied to -10V? The pnp transistor is completely cutoff for the given biasing. The only way the capacitor is going to charge is through leakage currents. It is very slow and takes a lot of time. Please advise me if my analysis is correct.
See Interview Questions for Similar Jobs
- Mechanical Engineer
- Dental Assistant
- Truck Driver
- Security Guard
- Sales Associate
- Graphic Designer
- Social Worker
- Account Executive
- Human Resource