{ "search-interviews_300x250_right": {"name": "search-interviews_300x250_right","id": "div-AdSlot-lfizbnti","width": "300","height": "250"}, "search-interviews_300x250_right_bf": {"name": "search-interviews_300x250_right_bf","id": "div-AdSlot-lfizbntj","width": "300","height": "250"} }
{ "name": "search-interviews_300x250_right_bf", "id": "div-AdSlot-lfizbntj", "fluid": true }
{ "name": "search-interviews_728x90_bottom","id": "div-AdSlot-BL","width": "728","height": "90", "formFactors": "desktop,tablet" }
Rtl design engineer Interview Questions
106
Rtl Design Engineer interview questions shared by candidates
Rtl Design Engineer was asked...April 7, 2019
Consumtions with and without pipeline, how to test ASICs, how would you get to know if a number is a power of 2.
3 Answers↳
Bitwise xor should do it.
↳
x is power of 2 if (x & (x-1) == 0) is true
↳
Can you add up the bits serially and check the sum is 1?
Graduate RTL Hardware Design Engineer was asked...November 16, 2012
There are 5 holes in a line, and there is a rat in one of it. Each turn the rat will move either left or right, but never stay in the same hole, and each turn you can check one hole. The holes are in a line so when the rat reach one end, it must move back in the next turn. What is your strategy to catch that rat?
3 Answers↳
start with middle move to 2nd and check twice and move to 3rd and then 4th and check 4th twice.. right? OR you start anywhere just move sequentially and check 2nd and 4th place twice Less
↳
middle to 2nd not needed
↳
Keep checking middle one, worst case delay is 4 check, and you should find it by then!! Less
Rtl Design Engineer was asked...August 5, 2018
How to detect power of "2" in a given binary number sequence with minimum hardware? For example detect "0001", "0010", "0100", "1000" etc. in incoming series.
2 Answers↳
Check if [ n & (n-1) == 0 ] or [n & -n == n]
↳
Bitwise xor
New College Graduate RTL Design Engineer was asked...August 25, 2020
Rtl Design Engineer was asked...May 11, 2019
Rtl Design Engineer was asked...April 12, 2011
Rtl Design Engineer was asked...September 13, 2016
Rtl Design Engineer was asked...January 6, 2021
1.What are called verilog primitives in verilog?
1 Answers↳
verilog primitives are AND , NAND , NOR , NOT , OR is also called UDP
RTL Design Engineer (Project Associate) was asked...February 19, 2021
Rtl Design Engineer was asked...July 17, 2021
Most of the questions required high problem solving skills: simple circuits (e.g. counter or circuits with adders, multipliers and multiplexers) which I had to design and/or modify in order to improve power consumption/latency/throughput
1 Answers↳
Well to some questions and bad to others, but very useful since for the next interviews hopefully I will be more able to think out of the box Less