Design Verification Engineer Jobs | Glassdoor
  • All Jobs (12,584)

Design Verification Engineer Jobs

Filters
Filters
  • 4.5
    Nytec – Redmond, WA
    EASY APPLY
    Est. Salary $85k-$109k
    12 days ago 12d
    for a DesignVerificationEngineer in the Mountain View, CA area. Skills - 7+ years solid ASIC verification experience… Job Code: #3009 Title: DesignVerificationEngineer Job Type: Temp/Contract Job Location: Redmond…
  • 3.6
    Amazon – Cupertino, CA
    Est. Salary $88k-$112k
    24 days ago 24d
    Develop multi-faceted verification/validation strategies and plans that include advanced designverification, FPGA, emulation, software… semiconductor designverification experience including System Verilog, UVM, assertions and coverage driven verification. · Experience…
  • 3.6
    Qualcomm – San Diego, CA
    Est. Salary $91k-$119k
    14 days ago 14d
    Job Id E1951696 Job Title DesignVerificationEngineer Post Date 04/03/2017 Company - Division… Job Overview QCT is currently seeking digital verificationengineers for the mixed-signal ASICs that support QCTs mobile…
  • 4.0
    Apple – Melbourne, FL
    Est. Salary $92k-$116k
    24 days ago 24d
    coverage Develop verification plans for all features under your care Execute verification plans, including design bring-up, DV environment… Develop verification methodology suitable for the IP, ensuring scalable and portable environment Develop verification environment…
  • 4.1
    ViaSat – Marlborough, MA
    Est. Salary $81k-$104k
    NEW
    12580BR Job Title DesignVerificationEngineer Job Responsibilities As a DesignVerificationEngineer, you will play a key… with systems engineers, designers, and other designverificationengineers creating constrained random verification environments…
  • 3.6
    Mellanox Technologies – Westborough, MA
    Est. Salary $73k-$93k
    27 days ago 27d
    enthusiastic designverificationengineers holding a Bachelor's, Master’s, or PhD in Electrical or Computer Engineering. Your complex… entry-level DesignVerificationEngineer owns validation of processor or accelerator blocks and/or top-level design features starting…
  • 4.8
    Cypress HCM – Santa Clara, CA
    26 days ago 26d
    DesignVerificationEngineer The DesignVerificationEngineer is supporting our Client’s DNA Sequencing unit. You will be responsible… integrate chip functional and test designverification activities with Design Architecture, Physical Design, System, and software processes…
  • 3.4
    Synapse Design – San Jose, CA
    EASY APPLY
    Est. Salary $92k-$116k
    4 days ago 4d
    UVM · Utilize advanced verification techniques · Write tools and scripts to enhance the verification process Qualifications… Some level of CPU Core processor based verification · Experience with advanced verification techniques like constrained random generation…
  • 3.9
    Cirrus Logic – Austin, TX
    Est. Salary $83k-$113k
    6 days ago 6d
    Join our silicon verification team and work closely with digital/analog designers, applications engineers and manufacturing test… digital/analog designers, applications engineers, and manufacturing test to support both pre-silicon verification and post silicon…
  • 4.4
    Google – Mountain View, CA
    Est. Salary $98k-$122k
    27 days ago 27d
    interacting with designengineers to identify important verification scenarios. Create a constrained-random verification environment… with designengineers to deliver functionally correct design blocks. Close coverage measures to identify verification holes…
  • 4.5
    Nytec – Seattle, WA
    EASY APPLY
    Est. Salary $98k-$125k
    11 days ago 11d
    Job Code: #2777 Title: DesignVerificationEngineer Lead Job Type: Temp/Contract Job Location:… Job Description: Title: DesignVerification Lead Engineer Location: Seattle, WA Duration: Long-Term…
  • 3.0
    a2z Development Center – Cupertino, CA
    Est. Salary $116k-$145k
    24 days ago 24d
    Develop multi-faceted verification/validation strategies and plans that include advanced designverification, FPGA, emulation, software… semiconductor designverification experience including System Verilog, UVM, assertions and coverage driven verification. · Experience…
  • 3.8
    Marvell Technology – Santa Clara, CA
    Est. Salary $87k-$110k
    28 days ago 28d
    requires a minimum of 7 years of experience in the verification of chip designs. Masters degree in EE is preferred. Experience… requires a minimum of 7 years of experience in the verification of chip designs. Masters degree in EE is preferred. Experience…
  • 3.8
    X-ES – Middleton, WI
    Est. Salary $86k-$111k
    10 days ago 10d
    through product testing, designverification, and manufacturing support. The DesignVerificationEngineer will create procedures… , and identify and correct design defects. The DesignVerificationEngineer will verify that designs function as intended and will…
  • 3.6
    Qualcomm – United States
    Est. Salary $82k-$107k
    13 days ago 13d
    Job Id E1951749 Job Title Multimedia DesignVerificationEngineer Post Date 03/13/2017 Company -… Job Area Engineering - Hardware Location United States Job Overview Designverification position involves…
  • 3.7
    Intel – San Jose, CA
    Est. Salary $99k-$125k
    25 days ago 25d
    FPGA, ASIC or custom IC designs System Verilog, OVM/VMM/UVM and C/C++ Create and document verification plans Preferred Qualifications… Masters in Electrical Engineering, Computer Engineering, Computer Science or other science/engineering related field. At the…
  • Yang Technical Solutions – Austin, TX
    EASY APPLY
    27 days ago 27d
    Technical Solutions is seeking a DesignVerificationEngineer with experience in verification of digital, analog and mixed signal… signal audio CODEC. The DesignVerificationEngineer Job Responsibilities: Verification planning, testbench development…
  • 3.4
    Synapse Design – Santa Clara, CA
    Est. Salary $92k-$117k
    10 days ago 10d
    test case to cover the coverage gap. Manage and track verification development schedules… We are looking for Senior UVM Engineers At least 5 years of System Verilog experience in an UVM development environment…
  • 3.2
    Amazon Lab126 – Austin, TX
    Est. Salary $87k-$111k
    22 days ago 22d
    Develop multi-faceted verification/validation strategies and plans that include advanced designverification, FPGA, emulation, software… semiconductor designverification experience including System Verilog, UVM, assertions and coverage driven verification. · Experience…
  • Novus Resources – San Diego, CA
    EASY APPLY
    Est. Salary $73k-$95k
    13 days ago 13d
    Currently seeking a digital verificationengineer for the mixed-signal ASICs that support our mobile platforms for next generation… tapeouts with high quality verification. Education: Required: Bachelor's, Electrical Engineering Preferred: Master's…
  • 3.6
    Broadcom – Santa Clara, CA
    Est. Salary $117k-$149k
    18 days ago 18d
    and other new initiatives by working on designverification. As a verificationengineer, your responsibilities will include:… Convert verification tests to test patterns and assist Test Engineers on ATE vector bringup. Evaluate latest verification methodologies…
  • Tekberry – Santa Clara, CA
    Est. Salary $87k-$136k
    NEW
    is looking for a highly qualified and motivated DesignVerificationEngineer to work on-site with our client, a Global Telecommunications… environment. Job Description: Help the Pre-Silicon designverification team in verifying the core-level memory-subsystem blocks…
  • 4.2
    ASIC North, Inc. – San Jose, CA
    Est. Salary $112k-$143k
    NEW
    application engineer Creating and maintaining regression test suites Involved in defining and driving design and verification methodologies… chip-level) simulations according to the verification plan Preparing and holding designverification reviews and report back the failing…
  • 4.0
    Roche – Santa Clara, CA
    Est. Salary $106k-$134k
    19 days ago 19d
    of IP/Chip designverification tools and methodologies Outstanding hands-on experience in the entire verification process, from… experience. 8+ years of industry experience in chip and IP DesignVerification Experience in creating and coordinating test plans…
  • 3.6
    Redolent, Inc – San Diego, CA
    EASY APPLY
    Est. Salary $57k-$73k
    5 days ago 5d
    urgent requirement with our client: Title: DesignVerificationEngineer Location: San Diego, CA Duration: 9+ months…
  • 3.9
    Juniper Networks – United States
    Est. Salary $108k-$148k
    18 days ago 18d
    Silicon Systems Technology Group (SST) seeks ASIC VerificationEngineers to verify next generation of ASICs for new core routers… Opportunity Snapshot: We are looking to hire sharp ASIC VerificationEngineers with excellent communication and leadership skills.…
  • 4.0
    Apple – Austin, TX
    Est. Salary $104k-$131k
    NEW
    As a CPU verificationengineer owning the verification of a certain area of functionality in a CPU design, you will have the responsibilities… C-base transactor to verify the design •Write assertions and apply formal verification to the design
  • 4.0
    Arista Networks – Santa Clara, CA
    EASY APPLY
    Est. Salary $52k-$67k
    6 days ago 6d
    Electrical DesignVerification Tests Participate on project teams of engineers involved in specification, design, development… Computer Engineering 0-5 years of experience in Electrical DesignVerification Testing (EDVT) Hands on capability to design and…
  • 3.3
    Calsoft Labs Inc. – Santa Clara, CA
    Est. Salary $96k-$123k
    NEW
    Experience: See below Education: See below ASIC DesignVerificationEngineers, Santa Clara, CA. Exp in System Verilog, OVM, UVM,… ASIC DesignVerification EngineersCompany: Calsoft Labs Inc. Location: Santa Clara, CA Position Type: Full Time Experience…
  • 3.3
    Aricent – United States
    Est. Salary $44k-$70k
    12 days ago 12d
    global design and engineering company innovating for the digital era. With more than 12,000 talented designers and engineers and… more about us at www.aricent.com. Senior SOC/ASIC - VerificationEngineers Job Description: Responsibilities Include:…
  • 4.0
    Apple – Santa Clara, CA
    Est. Salary $118k-$147k
    19 days ago 19d
    approaches to lead the verification efforts in a specific area of the design. Support gate level functional verification, run regressions… Work closely with design & micro-architecture teams to understand the functional & performance goals of the design. Stay abreast…
Page 1 of 406
Be the first to get new jobs like these: