ASIC Design Engineer Jobs in Fremont, CA | Glassdoor

ASIC Design Engineer Jobs in Fremont, CA

483 Jobs
Created with Sketch.
Filters
Created with Sketch.
Filters
  • 3.3
    Micron – Milpitas, CA
    Est. Salary $128k-$180k
    6 days ago 6d
    to the design of the next generation of high performance storage controllers. Tasks will include different aspects of ASIC design… Requirements: Bachelor’s degree in Electrical Engineering or Computer Engineering required; Master’s degree or equivalent work…
  • 4.3
    NVIDIA – Santa Clara, CA
    Est. Salary $137k-$185k
    21 days ago 21d
    for a Senior ASIC Verification Engineer: NVIDIA is seeking an elite ASIC Verification Engineer to verify the design and implementation… working on verifying ASIC design using advanced verification methodologies. You are expected to understand the design and verify correctness…
  • 3.0
    Rambus – Sunnyvale, CA
    Est. Salary $106k-$145k
    13 days ago 13d
    collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation… PCIe, FPGA, Logic Design and Architecture. This critical position will work collaboratively with design engineering, internal groups…
  • 3.8
    Logitech – Newark, CA
    Est. Salary $145k-$198k
    11 days ago 11d
    system validation effort for engineering designs Design of product level policies and behaviors relying on lower level imaging… Product System Wise - Key component selection including Video ASIC/DSP, Imaging sensor, Audio DSP/processor, Imaging Lens, and MCUs…
  • 4.3
    NVIDIA – Santa Clara, CA
    Est. Salary $110k-$155k
    25 days ago 25d
    Accountable for all aspects of physical design and implementation of GPU and other ASICs targeted at the desktop, laptop, workstation… We are now looking for a Senior Physical Design Engineer Nvidia has continuously reinvented itself over two decades. Our invention…
  • 4.3
    Quantenna Communications – Fremont, CA
    Est. Salary $121k-$166k
    30+ days ago 30d+
    will work closely with software and ASIC teams in implementation and verification of designed algorithms. Requirements: In-depth… of the inner working algorithms implemented digital or analog ASIC or SW. Ideal candidate will conduct system simulation, performance…
  • 4.3
    Quantenna Communications – Fremont, CA
    Est. Salary $83k-$120k
    30+ days ago 30d+
    performance and implement and design new features. He or she will work closely with software and ASIC teams in design, implementation and… implementation. Knowledge of application layer SW is a plus. Knowledge of ASIC and DSP software implementation, fixed point operation and lab…
  • 3.3
    Micron Technology, Inc. – Milpitas, CA
    Est. Salary $128k-$180k
    3 days ago 3d
    to the design of the next generation of high performance storage controllers. Tasks will include different aspects of ASIC design… Requirements: * Bachelor's degree in Electrical Engineering or Computer Engineering required; Master's degree or equivalent work…
  • 3.3
    SanDisk – Milpitas, CA
    Est. Salary $98k-$146k
    3 days ago 3d
    Competencies: · Have previous ASIC design experience or exposure to the ASIC development process · Semiconductor… IC) Team is responsible for managing NAND Flash Controller (ASIC) and Power Management IC suppliers. We specialize in knowing…
  • 3.6
    Intel – Santa Clara, CA
    Est. Salary $110k-$173k
    19 days ago 19d
    Qualifications Responsible for leading a ASIC program and team of ASIC design and verification engineers. Major responsibilities include… architecture and design partition within the ASIC. • Implement blocks using Verilog and work with Verification Engineers to design the verification…
  • 3.3
    Micron – Milpitas, CA
    Est. Salary $84k-$114k
    12 days ago 12d
    and/or experience in large scale design projects is desirable. · Knowledge of Digital ASIC Design methodology is required. · Solid… The Design Engineer in the FLASH Group at Micron Technology, Inc., will be core technical individual contributor in design and…
  • 4.3
    NVIDIA – Santa Clara, CA
    Est. Salary $98k-$139k
    11 days ago 11d
    doing: Drive physical design and timing convergence of high-frequency low-power CPU, GPU, and/or ASIC at block level, cluster… and hands-on skills in RTL/Logic design for timing closure desired. Knowledge in physical design and optimization e.g. placement…
  • 3.1
    International Rectifier – Milpitas, CA
    7 days ago 7d
    Infrastructure Sensing and includes Design and Development of Control ICs, Customized chips (ASICs), Discrete low-voltage and high-… amplifier, Low-voltage and high voltage driver ICs, MEMS and ASICs for silicon microphones, RF antenna switches, RF power transistors…
  • 2.3
    Aviat Networks – Milpitas, CA
    Est. Salary $122k-$160k
    6 days ago 6d
    their HW designs and layouts. More specifically with the interactions between the host processor and a switch or Modem ASIC. 9.… immediate need for a Principal Systems Design Engineer. Duties 1. Contribute to the design, development and modification of protocol…
  • 3.0
    Rambus – Sunnyvale, CA
    Est. Salary $141k-$194k
    10 days ago 10d
    collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation… platform BS/MS in computer science, computer engineering, software engineering, or related degree preferred; but substantial,…
  • 4.3
    NVIDIA – Santa Clara, CA
    Est. Salary $118k-$163k
    28 days ago 28d
    related to design. Multiphase switching power supply validation experience a strong plus. Experience with previous ASIC PVT characterization… each product. Review and approve engineering changes submitted by the lead design engineer and understand impact to validation…
  • 3.3
    SanDisk – Milpitas, CA
    Est. Salary $81k-$108k
    2 days ago 2d
    incredible possible. In this position the ASIC Architect is responsible for the ASIC architecture of high performance enterprise… architecture guidance for design, verification and implementation engineers Participate in architecture review, design review, and test…
  • 3.1
    International Rectifier – Milpitas, CA
    Est. Salary $79k-$135k
    4 days ago 4d
    Infrastructure Sensing and includes Design and Development of Control ICs, Customized chips (ASICs), Discrete low-voltage and high-… has a strong engineering background in power electronics acquired by working as Designer or Application Engineer Experience in…
  • 3.9
    Infinera – Sunnyvale, CA
    Est. Salary $84k-$117k
    13 days ago 13d
    seeking an EDA/CAD Engineer to support and develop EDA tools for high speed analog ASIC design. The engineer will be hands-on with… support. The engineer must be an expert in analog and mixed-signal circuit design flows and tools. The self-motivated engineer must be…
  • 3.0
    Rambus – Sunnyvale, CA
    Est. Salary $106k-$145k
    10 days ago 10d
    collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation… PHYs. We are seeking an experienced applications engineer with hardware design, lab debug and BIOS development expertise to support…
  • 4.3
    NVIDIA – Santa Clara, CA
    Est. Salary $112k-$143k
    7 days ago 7d
    are now looking for an ASIC Engineer - Clocks The NVIDIA Clocks group is looking for a top ASIC engineer with extensive experience… Collaborate with ASIC front end teams to determine the functional requirements for their unit clocks. Team up with the SOC design team to…
  • 3.4
    AMD – Sunnyvale, CA
    Est. Salary $108k-$137k
    2 days ago 2d
    CPU, SOC or ASIC environment Demonstrates expertise in the following: Processor Architecture Logic Design RTL Coding… Preferred Education and Skills: Background in other aspects of ASIC implementation, especially with Synthesis flow and Static Timing…
  • 3.0
    Rambus – Sunnyvale, CA
    Est. Salary $151k-$219k
    20 days ago 20d
    collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation… high-speed design experience Strong working knowledge of high-speed serial link (SerDes) architecture and/or design Experience…
  • 3.3
    Micron Technology, Inc. – Milpitas, CA
    Est. Salary $97k-$136k
    11 days ago 11d
    verifying large, complex, transaction-based performance models and ASICs. Typical tasks include; the development of new environments,… Req Id: 79241 As a Senior Verification Engineer in the System Modeling Group at Micron Semiconductor Products, Inc., you will…
  • 4.3
    NVIDIA – Santa Clara, CA
    17 days ago 17d
    We are now looking for a Senior ASIC Power Engineer: In this role you will be responsible for crafting and implementing the… PhD, with specialization/experience related to Low Power ASIC design and Power Management techniques. 2+ years of total experience…
  • 3.8
    Logitech – Newark, CA
    Est. Salary $83k-$118k
    26 days ago 26d
    5-8 years sourcing experience or equivalent - silicon (e.g. ASICs, MCUs, MEMS) Software knowledge and sourcing experience is… Skills: Bachelor or Masters Degree in Business and/or Engineering Excellent English in Reading/Speaking/Writing Proven…
  • 3.4
    Advanced Micro Devices – Sunnyvale, CA
    Est. Salary $86k-$128k
    5 days ago 5d
    CA: ASIC/ Layout Design Engineer 2 CA0117: Support tools& flows used for pre-silicon verification; Perform debug; Design& implement… implement ASIC functional blocks. Design Engineer 2 CA0217: Contribute to functional verification of blocks of complete ASICs& IP cores…
  • 3.0
    Rambus – Sunnyvale, CA
    Est. Salary $103k-$143k
    25 days ago 25d
    collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation… exceptional talent to join some of the brightest inventors and engineers in the world to explore their passions to develop products…
  • Connetics USA – San Jose, CA
    Est. Salary $75k-$96k
    1 days ago 1d
    preferred) with 8+ years of directly related industry experience in ASIC/SoC Verification. · Should have worked on developing/implementing… test plans at the chip-level for a multi-million-gate complex ASICs. · Fluent in System Verilog/C++/C, Verilog, and scripting languages…
  • Barefoot Networks – Palo Alto, CA
    Est. Salary $76k-$97k
    7 days ago 7d
    visionaries, experienced technologists and engineers who have created a blueprint for designing and operating the world’s fastest and… verifying in any of the following key areas of our next generation ASIC: Traffic Manager Serdes, PCIE protocols, MAC protocols…
Page 4 of 17
Be the first to get new jobs like these: