Profit Sharing, Commission Sharing, Tips have not been reported for this role.
How much does a ASIC Design Verification Engineer at Marvell Semiconductor make in San Jose, CA? The typical salary for a Marvell Semiconductor San Jose ASIC Design Verification Engineer ranges from $77,858-$94,533, with an average salary of $86,905. Salary estimates based on 26 salary report(s) submitted anonymously to Glassdoor by Marvell Semiconductor ASIC Design Verification Engineer employees in San Jose, CA or estimated based upon statistical methods.
Looking beyond Marvell Semiconductor?
See if they're hiring! Check out the latest Marvell Semiconductor Jobs