Eximius Design Interview Question

Basic digital verilog system verilog uvm