IEC Electronics Interview Question: Design a basic AND gate using transistor level logic. | Glassdoor

Skip to content Skip to footer

Notifications

Loading...

employer cover photo

IEC Electronics

IEC Electronics Electrical Engineering Intern interview

IEC Electronics Interview Question

Electrical Engineering Intern Interview

Design a basic AND gate using transistor level logic.

Interview Answer

Anonymous

Nov 4, 2012

Paralleled NMOS followed by series PMOS

Related searches: IEC Electronics reviews | IEC Electronics jobs | IEC Electronics salaries | IEC Electronics benefits

IEC Electronics interviews