SIMEN Interview Question

Design verification tools, UVM, testing tool, random, systems Verilog concept.