Capgemini Engineering Interview Question

RTL design verification Tools Verilog