Impinj Interview Question

Design an FIR filter using Verilog?