A10 Networks Interview Question

Cache line size, CPU atomic operation, lock implementation