Apple Interview Question

Delayed assignment and delayed evaluation in Verilog