Apple Interview Question: STA, Synthesis Flow, Verilog code for divide by 3 clock, basic data structures, placement routing algorithms, Transistor models, equations of current in saturation mode, low power techniques, some behavioral questions.

Skip to content Skip to footer

Community
Jobs
Companies
Salaries
For Employers

Notifications

Apple

Apple Physical Synthesis CAD Engineer interview

Apple Interview Question

Physical Synthesis CAD Engineer Interview

STA, Synthesis Flow, Verilog code for divide by 3 clock, basic data structures, placement routing algorithms, Transistor models, equations of current in saturation mode, low power techniques, some behavioral questions.

Interview Answer

Anonymous

Jun 4, 2017

Please read all fundamentals and advance concepts. Including equations

Apple interviews

Apple Interview Question: STA, Synthesis Flow, Verilog code for divide by 3 clock, basic data structures, placement routing algorithms, Transistor models, equations of current in saturation mode, low power techniques, some behavioral questions. | Glassdoor

Apple

Apple Interview Question

Interview Answer

Want the inside scoop on your own company?

Bowls

Followed companies

Job searches