Optiver Interview Question

debugging RTL code in systemverilog