Flip-flop has 2 halves: master and slave latches. The master latch is enabled during the high pulse of the clock and the slave latch is enabled during the low pulse of the clock. Blocking/non-blocking is using <= or < in Verilog statement. The <= means latch or flop, the = is for Boolean equation.