Xilinx Interview Question

Q: Explained 2-stage pipelined adder