SSL
Now known as Vantor
Engaged Employer
SSL is now known as Vantor. For up to date information and jobs, please see the Maxar Technologies profile..
SSL FPGA Design Engineer interview questions
Updated Mar 25, 2015Difficulty
Difficult
Experience
Very positive
How others got an interview
Interview search
1 interviews
SSL interviews FAQs
- FPGA Design Engineer applicants have rated the interview process at SSL with 4 out of 5 (where 5 is the highest level of difficulty) and assessed their interview experience as 100% positive. To compare, the company-average is 62.8% positive. This is according to Glassdoor user ratings.
- Candidates applying for FPGA Design Engineer roles take an average of 1 day to get hired, when considering 1 user submitted interviews for this role. To compare, the hiring process at SSL overall takes an average of 29 days.
- Common stages of the interview process at SSL as a FPGA Design Engineer according to 1 Glassdoor interviews include:
Background check: 20%
IQ intelligence test: 20%
Skills test: 20%
Presentation: 20%
Group panel interview: 20%
Here are the most commonly searched roles for interview reports -
- Engineer(19) ;
- Senior Systems Engineer(15) ;
- Mechanical Engineer(14) ;
- Senior Mechanical Engineer(13) ;
- Systems Engineer(13) ;
- Manager(9) ;
- Intern(7) ;
- Manufacturing Engineer(6) ;
- Software Engineer(6) ;
- Engineering Manager(4) ;
- Engineering Specialist(4) ;
- Mechanical Design Engineer(4) ;
- Project Manager(4) ;
- Senior Engineering Specialist(4) ;
- Senior R&D Engineer(4) .
