Synopsys Interview Question

Static timing analysis VLSI design