Xilinx Interview Question

What is interrupt latency?