Xilinx Interview Question

Which cache coherency?