I was interviewed by one of the most experienced verification engineers in the company. The interview was based not only on SystemVerilog and UVM questions, but also on logic questions. The interview's atmosphere was really pleasant and professional
Interview questions [1]
Question 1
Which are the main differences between fork join, fork join_any and fork join_none?
