Capgemini Interview Question

Verilog code to implement a half adder