Apple PLL Design Engineer, ASIC IP Development interview questions

45 min technical interview with hiring manager. asked about my previous work, based on a digital PLL. PLL for RFIC design, focused on fractional-n pll knowledge after the first round, 6 hours interview is the final process but I didn't get an offer