Qualcomm Memory Design Engineer interview questions

Had a phone interview followed by 3 rounds of onsite interview. Few questions on verilog coding, state machine to realize time domain crossing between clock domains, layout practises to minimize diffucion cap/power, leakage paths in SRAM, latchup, effect of temperature on MOS, combinational gate realizations etc..Also some questions on the projects mentioned in the resume.